Hi Guys,

Is there anyone on the forum who understands Verilog HDL

I have some small work to be done

Thanks,

Michael